摘 要：城际铁路信号系统，是保证乘客的安全到达和列车高速运行不可缺少的一部分，能够实现列车快捷、高速、有序的运行。机场线信号系统分为车辆段和正线，为了将正线和车辆段联系起来，保障列车安全出入，正线和车辆段会采取一定规则的联锁照查关系表。结合机场线实际，分析从车辆段与正线接口内容、接口电路及接口原理，对机场线车辆段与正线信号系统接口技术进行研究，确保列车运营的安全性和可靠性。
关键词：城际铁路；信号系统；车辆段联锁；正线联锁
DOI:10.19850/j.cnki.2096-4706.2022.08.041
中图分类号：TP39 文献标识码：A 文章编号：2096-4706（2022）08-0151-04
Research on the Interface Technology between Depot and Main Line of Airport Line
REN Qingqing1, DING Tian2
(1.Shaanxi Intercity Railway Co., Ltd., Xi'an 710016, China; 2.Shaanxi Railway Institute, Weinan 714000, China)
Abstract: The siginal system of the intercity railway is an indispensable part of ensuring the safe arrival of passengers and high-speed operation of trains. It can realize the train fast, high-speed, orderly operation. The signal system of airport line is divided into depot and main line. In order to connect the main line with the depot and ensure the safe entry and exit of the train, the main line and the depot will adopt certain rules of interlocking check relationship table. Combined with the actual airport line, this paper analyzes the interface content of depot and main line, interface circuit and interface principle, studies the interface technology of airport line depot and main line signal system, ensures the safety and reliability of the train operation.
Keywords: intercity railway; signal system; interlocking of depot; interlocking of main line
参考文献：
[1] 张晓 . 南京地铁二号线信号系统研究与仿真 [D]. 广州：华南理工大学，2014.
[2] 张建林 . 东莞地铁信号系统与防淹门系统接口设计 [J]. 铁道通信信号，2015，51（4）：87-89.[3] 李云 . 南京地铁三号线信号维修监测系统设计分析 [J]. 自动化与仪器仪表，2015（10）：114-116.
[4] 杨海钢，孙嘉斌，王慰 .FPGA 器件设计技术发展综述 [J].电子与信息学报，2010，32（3）：714-727.
[5] Deniziak S.A.A symbolic RTL synthesis for LUT-based FPGAs [C]//Proceedings of the 12th International Symposium on Design and Diagnostics of Electronic Circuits&Systems.Liberec ：IEEE， 2009：102-107.
[6] 周百全 . 关于安全型继电器维修策略的研究 [D]. 北京：清华大学，2009.
[7] Jason C，Kirill M.Optimality study of logic synthesis for lut-based fpgas [J].IEEE Trans. on CAD of Integrated Circuits and Systems，2007，26（2）：230-239.
[8] synopsys.Formality and Formality Ultra：Equivalence Checking for DC Ultra and Design Compiler Graphical [EB/OL]. [2022-03-14].http: //www.synopsys.com/Tools/Verification/Formal Equivalence/Documents/formality_ds.pdf.
[9] cadence.Encounter Conformal Equivalence Checker：Fomal verification technology for fast and accurate bug detection and correction [EB/OL]. [2022-03-14].http: //www.cadence.com/rl/Resources/ datasheets/encounter_conformal_EC_ds.pdf.
作者简介：任青青（1989—），女，汉族，陕西西安人，工程师，硕士研究生，研究方向：轨道信号；丁天（1992—），男，汉族，江苏徐州人，助教，硕士研究生，主要研究方向：城市轨道交通客流预测。